For the logic input levels shown in Figure 3E12, what are the logic levels of test points A, B and C in this circuit? (Assume positive logic.)